DatasheetQ Logo
Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

ADV7170KS View Datasheet(PDF) - Analog Devices

Part Name
Description
Manufacturer
ADV7170KS Datasheet PDF : 55 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Mnemonic
P15–P0
CLOCK
HSYNC
FIELD/VSYNC
BLANK
SCRESET/RTC
VREF
RSET
COMP
DAC A
DAC C
DAC D
DAC B
SCLOCK
SDATA
ALSB
RESET
TTX/VAA
TTXREQ/GND
VAA
GND
Input/
Output
I
I
I/O
I/O
I/O
I
I/O
I
O
O
O
O
O
I
I/O
I
I
I
O
P
G
PIN FUNCTION DESCRIPTIONS
ADV7170/ADV7171
Function
8-Bit 4:2:2 Multiplexed YCrCb Pixel Port (P7–P0) or 16-Bit YCrCb Pixel Port (P15–P0).
P0 represents the LSB.
TTL Clock Input. Requires a stable 27 MHz reference Clock for standard operation. Alter-
natively, a 24.52 MHz (NTSC) or 29.5 MHz (PAL) can be used for square pixel operation.
HSYNC (Modes 1 and 2) Control Signal. This pin may be configured to output (Master
Mode) or accept (Slave Mode) Sync signals.
Dual Function FIELD (Mode 1) and VSYNC (Mode 2) Control Signal. This pin may be
configured to output (Master Mode) or accept (Slave Mode) these control signals.
Video Blanking Control Signal. The pixel inputs are ignored when this is Logic Level “0.”
This signal is optional.
This pin can be configured as an input by setting MR22 and MR21 of Mode Register 2. It
can be configured as a subcarrier reset pin, in which case a high-to-low transition on this pin
will reset the subcarrier to Field 0. Alternatively, it may be configured as a Real-Time
Control (RTC) input.
Voltage Reference Input for DACs or Voltage Reference Output (1.235 V).
A 150 resistor connected from this pin to GND is used to control full-scale amplitudes of
the video signals.
Compensation Pin. Connect a 0.1 µF Capacitor from COMP to VAA. For Optimum Dynamic
Performance in low power mode, the value of the COMP capacitor can be lowered to as low
as 2.2 nF.
PAL/NTSC Composite Video Output. Full-Scale Output is 180 IRE (1286 mV) for NTSC
and 1300 mV for PAL.
RED/S-Video C/V Analog Output.
GREEN/S-Video Y/Y Analog Output
BLUE/Composite/U Analog Output.
MPU Port Serial Interface Clock Input.
MPU Port Serial Data Input/Output.
TTL Address Input. This signal set up the LSB of the MPU address.
The input resets the on chip timing generator and sets the ADV7170/ADV7171 into default
mode. This is NTSC operation, Timing Slave Mode 0, 8 Bit Operation, 2 × Composite and
S Video out and DAC B powered ON and DAC D powered OFF.
Teletext Data/Defaults to VAA when Teletext not Selected (enables backward compatibility to
ADV7175/ADV7176).
Teletext Data Request Signal/ Defaults to GND when Teletext not Selected (enables back-
ward compatibility to ADV7175/ADV7176).
Power Supply (+3 V to +5 V).
Ground Pin.
REV. 0
–9–
 

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]