DatasheetQ Logo
Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

ADP1051-240-EVALZ View Datasheet(PDF) - Analog Devices

Part Name
Description
Manufacturer
ADP1051-240-EVALZ Datasheet PDF : 108 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ADP1051
Data Sheet
SPECIFICATIONS
VDD = 3.0 V to 3.6 V, TJ = −40°C to +125°C, unless otherwise noted. FSR = full-scale range.
Table 1.
Parameter
SUPPLY
Supply Voltage
Supply Current
POWER-ON RESET
Power-On Reset
UVLO Threshold
UVLO Hysteresis
OVLO Threshold
OVLO Debounce
VCORE PIN
Output Voltage
OSCILLATOR AND PLL
PLL Frequency
Digital PWM Resolution
OUTA, OUTB, OUTC, OUTD, SR1, SR2 PINS
Output Low Voltage
Output High Voltage
Rise Time
Fall Time
Output Source Current
Output Sink Current
Synchronization Signal Output (SYNO)
Positive Pulse Width
VS+, VS− VOLTAGE SENSE PINS
Input Voltage Range
Leakage Current
VS Accurate ADC
Valid Input Voltage Range
ADC Clock Frequency
Register Update Rate
Measurement Resolution
Measurement Accuracy
Temperature Coefficient
Voltage Differential from VS− to AGND
VS High Speed ADC
Equivalent Sampling Frequency
Equivalent Resolution
Dynamic Range
Symbol Min
VDD
3.0
IDD
Typ
Max Unit
3.3
3.6
V
28.5 33
mA
IDD + 6
mA
50
100 μA
VCORE
VOL
VOH
tR
tF
IOL
IOH
2.75
2.85
35
3.7
3.9
2
500
2.45
2.6
190
200
625
VDD − 0.4
3.5
1.5
−10
600
640
3.0 V
2.97 V
mV
4.1
V
μs
μs
2.75 V
210 MHz
ps
0.4 V
V
ns
ns
mA
10
mA
680 ns
Test Conditions/Comments
2.2 μF capacitor connected to AGND
Normal operation; PWM pins unloaded
During EEPROM programming
Shutdown; VDD below undervoltage
lockout (UVLO)
VDD rising
VDD falling
VDD_OV flag debounce set to 2 μs
VDD_OV flag debounce set to 500 μs
330 nF capacitor connected to AGND
RES input = 10 kΩ (±0.1%)
IOH = +10 mA
IOL = −10 mA
CLOAD = 50 pF
CLOAD = 50 pF
OUTC or OUTD programmed as SYNO
VIN
0
1
1.6 V
Differential voltage from VS+ to VS−
1.0 μA
0
−5
−80
−2
−32
−1.0
−16
−200
1.6 V
1.56
MHz
10
ms
12
Bits
Factory trimmed at 1.0 V
+5
% FSR 0% to 100% of input voltage range
+80 mV
+2
% FSR 10% to 90% of input voltage range
+32 mV
+1.0 % FSR 900 mV to 1.1 V
+16 mV
70
ppm/°C
+200 mV
fSAMP
fSW
kHz
6
Bits
fSW = 390.5 kHz
±25
mV
Regulation voltage = 0 mV to 1.6 V
Rev. B | Page 4 of 108
 

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]