DatasheetQ Logo
Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

ADM1026JSTZ-REEL View Datasheet(PDF) - ON Semiconductor

Part Name
Description
Manufacturer
ADM1026JSTZ-REEL
ON-Semiconductor
ON Semiconductor ON-Semiconductor
ADM1026JSTZ-REEL Datasheet PDF : 55 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ADM1026
Table 4. ELECTRICAL CHARACTERISTICS (TA = TMIN to TMAX, VCC = VMIN to VMAX, unless otherwise noted. (Note 1, 2, and 3))
Parameter
Test Conditions/Comments
Min
Typ
Max
Unit
FAN RPM-TO-DIGITAL CONVERTER (Note 6)
Accuracy
12
%
Full-scale Count
255
FAN0 to FAN7 Nominal Input RPM (Note 5)
Divisor = 1, fan count = 153
Divisor = 2, fan count = 153
Divisor = 4, fan count = 153
Divisor = 8, fan count = 153
8800
RPM
4400
2200
1100
Internal Clock Frequency
20
22.5
25
kHz
OPEN DRAIN O/Ps, PWM, GPIO0 to 16
Output High Voltage, VOH
High Level Output Leakage Current, IOH
Output Low Voltage, VOL
PWM Output Frequency
IOUT = 3.0 mA, VCC = 3.3 V
VOUT = VCC
IOUT = 3.0 mA, VCC = 3.3 V
2.4
V
0.1
1.0
mA
0.4
V
75
Hz
DIGITAL OUTPUTS (INT, RESETMAIN, RESETSTBY)
Output Low Voltage, VOL
RESET Pulse Width
IOUT = 3.0 mA, VCC = 3.3 V
0.4
V
140
180
240
ms
OPEN DRAIN SERIAL DATABUS OUTPUT (SDA)
Output Low Voltage, VOL
High Level Output Leakage Current, IOH
SERIAL BUS DIGITAL INPUTS (SCL, SDA)
IOUT = –3.0 mA, VCC = 3.3 V
VOUT = VCC
0.4
V
0.1
1.0
mA
Input High Voltage, VIH
Input Low Voltage, VIL
Hysteresis
2.2
V
0.8
V
500
mV
DIGITAL INPUT LOGIC LEVELS (ADD, CI, FAN 0 to 7, GPIO 0 to 16) (Note 7 and 8)
Input High Voltage, VIH
Input Low Voltage, VIL
Hysteresis (Fan 0 to 7)
RESETMAIN, RESETSTBY
VCC = 3.3 V
VCC = 3.3 V
VCC = 3.3 V
2.4
V
0.8
V
250
mV
RESETMAIN Threshold
Falling Voltage
2.89
2.94
2.97
V
RESETSTBY Threshold
Falling Voltage
3.01
3.05
3.10
V
RESETMAIN Hysteresis
60
mV
RESETSTBY Hysteresis
70
mV
DIGITAL INPUT CURRENT
Input High Current, IIH
Input Low Current, IIL
Input Capacitance, CIN
EEPROM RELIABILITY
VIN = VCC
VIN = 0
–1.0
mA
1.0
mA
20
pF
Endurance (Note 9)
100
700
kcycles
Data Retention (Note 10)
10
Years
SERIAL BUS TIMING
Clock Frequency, fSCLK
Glitch Immunity, tSW
Bus Free Time, tBUF
Start Setup Time, tSU; STA
See Figure 2 for All Parameters.
400
kHz
50
ns
4.7
ms
4.7
ms
http://onsemi.com
6
 

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]