DatasheetQ Logo
Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

ADF4351BCPZ-RL7 View Datasheet(PDF) - Analog Devices

Part Name
Description
Manufacturer
ADF4351BCPZ-RL7
ADI
Analog Devices ADI
ADF4351BCPZ-RL7 Datasheet PDF : 28 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ADF4351
Data Sheet
Parameter
Min
Minimum RF Output Power3
Maximum RF Output Power3
Output Power Variation
Minimum VCO Tuning Voltage
Maximum VCO Tuning Voltage
NOISE CHARACTERISTICS
VCO Phase Noise Performance
Normalized Phase Noise Floor
(PNSYNTH)4
Normalized 1/f Noise (PN1_f)5
In-Band Phase Noise
Integrated RMS Jitter6
Spurious Signals Due to PFD
Frequency
Level of Signal with RF Mute Enabled
Typ
Max
Unit
Test Conditions/Comments
−4
dBm
Programmable in 3 dB steps
5
dBm
±1
dB
0.5
V
2.5
V
−89
−114
−134
−148
−86
−111
−134
−145
−83
−110
−131
−145
−220
−221
−116
−118
−100
0.27
−80
−40
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
ps
dBc
dBm
VCO noise is measured in open-loop conditions
10 kHz offset from 2.2 GHz carrier
100 kHz offset from 2.2 GHz carrier
1 MHz offset from 2.2 GHz carrier
5 MHz offset from 2.2 GHz carrier
10 kHz offset from 3.3 GHz carrier
100 kHz offset from 3.3 GHz carrier
1 MHz offset from 3.3 GHz carrier
5 MHz offset from 3.3 GHz carrier
10 kHz offset from 4.4 GHz carrier
100 kHz offset from 4.4 GHz carrier
1 MHz offset from 4.4 GHz carrier
5 MHz offset from 4.4 GHz carrier
PLL loop BW = 500 kHz
ABP = 6 ns
ABP = 3 ns
10 kHz offset; normalized to 1 GHz
ABP = 6 ns
ABP = 3 ns
3 kHz from 2111.28 MHz carrier
1 ICP is internally modified to maintain constant loop gain over the frequency range.
2 TA = 25°C; AVDD = DVDD = VVCO = 3.3 V; prescaler = 8/9; fREFIN = 100 MHz; fPFD = 25 MHz; fRF = 4.4 GHz.
3 Using 50 Ω resistors to VVCO, into a 50 Ω load. Power measured with auxiliary RF output disabled. The current consumption of the auxiliary output is the same as for the
main output.
4 The synthesizer phase noise floor is estimated by measuring the in-band phase noise at the output of the VCO and subtracting 20 log N (where N is the N divider
value) and 10 log fPFD. To calculate in-band phase noise performance as seen at the VCO output, use the following formula: PNSYNTH = PNTOT − 10 log(fPFD) − 20 log N.
5 The PLL phase noise is composed of flicker (1/f) noise plus the normalized PLL noise floor. The formula for calculating the 1/f noise contribution at an RF frequency (fRF)
and at a frequency offset (f) is given by PN = PN1_f + 10 log(10 kHz/f) + 20 log(fRF/1 GHz). Both the normalized phase noise floor and flicker noise are modeled in ADIsimPLL.
6 fREFIN = 122.88 MHz; fPFD = 30.72 MHz; VCO frequency = 4222.56 MHz; RFOUT = 2111.28 MHz; N = 137; loop BW = 60 kHz; ICP = 2.5 mA; low noise mode. The noise was
measured with an EVAL-ADF4351EB1Z and the Rohde & Schwarz FSUP signal source analyzer.
Rev. 0 | Page 4 of 28
 

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]