Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

AD9952 View Datasheet(PDF) - Analog Devices

Part NameDescriptionManufacturer
AD9952 400 MSPS 14-Bit, 1.8 V CMOS Direct Digital Synthesizer ADI
Analog Devices ADI
AD9952 Datasheet PDF : 28 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
AD9952
PIN FUNCTION DESCRIPTIONS
Table 3. 48-Lead TQFP/EP
Pin No.
Mnemonic
I/O Description
1
I/O UPDATE
I The rising edge transfers the contents of the internal buffer memory to the I/O registers. This pin
must be set up and held around the SYNC_CLK output signal.
2, 34
DVDD
I Digital Power Supply Pins (1.8 V).
3, 33, 42,
47, 48
4, 6, 13,
16, 18, 19,
25, 27, 29
DGND
AVDD
I Digital Power Ground Pins.
I Analog Power Supply Pins (1.8 V).
5, 7, 14,
15, 17, 22,
26, 32
8
AGND
OSC/REFCLK
I Analog Power Ground Pins.
I Complementary Reference Clock/Oscillator Input. When the REFCLK port is operated in single-
ended mode, REFCLK should be decoupled to AVDD with a 0.1 µF capacitor.
9
OSC/REFCLK
I Reference Clock/Oscillator Input. See Clock Input section for details on the OSCILLATOR/REFCLK
operation.
10
CRYSTAL OUT
O Output of the Oscillator Section.
11
CLKMODESELECT I Control Pin for the Oscillator Section. When high, the oscillator section is enabled. When low, the
oscillator section is bypassed.
12
LOOP_FILTER
I This pin provides the connection for the external zero compensation network of the REFCLK
multiplier’s PLL loop filter. The network consists of a 1 kΩ resistor in series with a 0.1 µF capacitor
tied to AVDD.
20
IOUT
O Complementary DAC Output. Should be biased through a resistor to AVDD, not AGND.
21
IOUT
O DAC Output. Should be biased through a resistor to AVDD, not AGND.
23
DACBP
I DAC Biasline Decoupling Pin.
24
DAC_RSET
I A resistor (3.92 kΩ nominal) connected from AGND to DAC_RSET establishes the reference current
for the DAC.
28
COMP_OUT
O Comparator Output.
30
COMP_IN
I Compator Input.
31
COMP_IN
I Compartor Complementary Input
35
PWRDWNCTL
I Input Pin Used as an External Power-Down Control (see Table 8 for details).
36
RESET
I Active High Hardware Reset Pin. Assertion of the RESET pin forces the AD9952 to the initial state,
as described in the I/O port register map.
37
IOSYNC
I Asynchronous Active High Reset of the Serial Port Controller. When high, the current I/O
operation is immediately terminated, enabling a new I/O operation to commence once IOSYNC is
returned low. If unused, ground this pin; do not allow this pin to float.
38
SDO
O When operating the I/O port as a 3-wire serial port, this pin serves as the serial data output. When
operated as a 2-wire serial port, this pin is unused and can be left unconnected.
39
CS
I This pin functions as an active low chip select that allows multiple devices to share the I/O bus.
40
41
43
44
45
46
<49>
SCLK
SDIO
DVDD_I/O
SYNC_IN
SYNC_CLK
OSK
AGND
I This pin functions as the serial data clock for I/O operations.
I/O When operating the I/O port as a 3-wire serial port, this pin serves as the serial data input only.
When operated as a 2-wire serial port, this pin is the bidirectional serial data pin.
I Digital Power Supply (for I/O Cells Only, 3.3 V).
I Input Signal Used to Synchronize Multiple AD9952s. This input is connected to the SYNC_CLK
output of a master AD9952.
O Clock Output Pin that Serves as a Synchronizer for External Hardware.
I Input Pin Used to Control the Direction of the Shaped On-Off Keying Function when
Programmed for Operation. OSK is synchronous to the SYNC_CLK pin. When OSK is not
programmed, this pin should be tied to DGND.
I The exposed paddle on the bottom of the package is a ground connection for the DAC and must
be attached to AGND in any board layout.
Rev. 0 | Page 9 of 28
Direct download click here

 

Share Link : 
All Rights Reserved© datasheetq.com 2015 - 2019  ] [ Privacy Policy ] [ Request Datasheet  ] [ Contact Us ]