DatasheetQ Logo
Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

AD1555 View Datasheet(PDF) - Analog Devices

Part Name
Description
Manufacturer
AD1555
ADI
Analog Devices ADI
AD1555 Datasheet PDF : 24 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
AD1555/AD1556
TIMING SPECIFICATIONS (+VA = +5 V ؎ 5%; –VA = –5 V ؎ 5%; AD1555 VL = 5 V ؎ 5%, AD1556 VL = 2.85 V to 5.25 V;
CLKIN = 1.024 MHz; AGND = DGND = 0 V; CL = 50 pF; TA = TMIN to TMAX, unless otherwise noted)
Symbol
Min
Typ
Max
Unit
CLKIN Frequency1
CLKIN Duty Cycle Error
MCLK Output Frequency1
fCLKIN
0.975
45
1.024
fCLKIN/4
SYNC Setup Time
t1
10
SYNC Hold Time
t2
10
CLKIN Rising to MCLK Output Falling on SYNC
t3
CLKIN Falling to MCLK Output Rising
t4
CLKIN Falling to MCLK Output Falling
t5
MCLK Input Falling to MDATA Falling
t6
MCLK Input Rising to MDATA and MFLG Valid
t7
TDATA Setup Time after SYNC
t8
5
TDATA Hold Time
t9
5
RESET Setup Time
RESET Hold Time
t10
15
t11
15
CLKIN Falling to DRDY Rising
t12
CLKIN Rising to DRDY Falling2
t13
CLKIN Rising to ERROR Falling
t14
RSEL to Data Valid
RSEL Setup to SCLK Falling
DRDY to Data Valid
DRDY High Setup to SCLK Falling
R/W to Data Valid
R/W High Setup to SCLK Falling
CS to Data Valid
CS Low Setup to SCLK Falling
SCLK Rising to DOUT Valid
SCLK High Pulsewidth
SCLK Low Pulsewidth
SCLK Period
SCLK Falling to DRDY Falling2
CS High or R/W Low to DOUT Hi-Z
t15
t16
10
t17
t18
10
t19
t20
10
t21
t22
10
t23
t24
25
t25
25
t26
70
t27
t28
R/W Low Setup to SCLK Falling
CS Low Setup to SCLK Falling
Data Setup Time to SCLK Falling
Data Hold Time after SCLK Falling
R/W Hold Time after SCLK Falling
t29
10
t30
10
t31
10
t32
10
t33
10
NOTES
1The gain of the modulator is proportional to fCLKIN and MCLK frequency.
2With DRDYBUF low only. When DRDYBUF is high, this timing also depends on the value of the external pull-down resistor.
Specifications subject to change without notice.
1.075
55
20
20
20
30
100
20
20
50
25
25
25
25
25
20
20
MHz
%
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
1.6mA IOL
TO OUTPUT
PIN CL
50pF
500A IOH
1.4V
Figure 2. Load Circuit for Digital Interface Timing
REV. B
–5–
 

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]