GS8322Z18E-133I View Datasheet(PDF) - Giga Semiconductor

Part Name

Description

Manufacturer

GS8322Z18E-133I

36Mb Pipelined and Flow Through Synchronous NBT SRAM

Giga Semiconductor 

GS8322Z18(B/E)/GS8322Z36(B/E)/GS8322Z72(C)

Pipeline Mode Data I/O State Diagram

Intermediate

BW

R

High Z

(Data In)

D

Intermediate

Intermediate

W

Intermediate

RB

Data Out

(Q Valid)

D

Intermediate

WR

High Z

B

D

Intermediate

Key

Input Command Code

ƒ Transition

Transition

Current State (n) Intermediate State (N+1) Next State (n+2)

Notes

1. The Hold command (CKE Low) is not

shown because it prevents any state change.

2. W, R, B, and D represent input command

codes as indicated in the Truth Tables.

n

Clock (CK)

n+1

n+2

n+3

Command

ƒ

ƒ

ƒ

ƒ

Current State

Intermediate

State

Next State

Current State and Next State Definition for Pipeline Mode Data I/O State Diagram

Rev: 1.04 11/2004

14/38

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

© 2002, GSI Technology

Share Link: