DatasheetQ Logo
Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

78M6612 View Datasheet(PDF) - Maxim Integrated

Part Name
Description
Manufacturer
78M6612 Datasheet PDF : 46 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
78M6612 Data Sheet
Table 4: Selectable Controls using the DIO_DIR Bits
DIO_R Value
0
1
2
3
4
5
6
7
Resource Selected for DIO Pin
NONE
Reserved
T0 (counter0 clock)
T1 (counter1 clock)
High priority I/O interrupt (INT0 rising)
Low priority I/O interrupt (INT1 rising)
High priority I/O interrupt (INT0 falling)
Low priority I/O interrupt (INT1 falling)
DS_6612_001
1.5.8 LCD Drivers
The device in the 68-pin QFN package contains 20 dedicated LCD segment drivers in addition to the 18
multi-use pins described above. Thus, the device is capable of driving between 80 to 152 pixels of LCD
display with 25% duty cycle (or 60 to 114 pixels with 33% duty cycle). At eight pixels per digit, this
corresponds to 10 to 19 digits.
The device in the 64-pin LQFP package contains 18 dedicated LCD segment drivers in addition to the 17
multi-use pins described above. Thus, the device is capable of driving between 72 to 140 pixels of LCD
display with 25% duty cycle (or 60 to 105 pixels with 33% duty cycle). At eight pixels per digit, this
corresponds to 9 to 17 digits.
The LCD drivers are grouped into four commons and up to 38 segment drivers (68-pin package), or 4
commons and 35 segment drivers (64-pin package). The LCD interface is flexible and can drive either
digit segments or enunciator symbols.
Segment drivers SEG18 and SEG19 can be configured to blink at either 0.5 Hz or 1 Hz. The blink rate is
controlled by LCD_Y. There can be up to four pixels/segments connected to each of these drivers.
LCD_BLKMAP18[3:0] and LCD_BLKMAP19[3:0] identify which pixels, if any, are to blink.
LCD interface memory is powered by the non-volatile supply. The bits of the LCD memory
are preserved in LCD and SLEEP modes, even if their pin is not configured as SEG. In this
case, they can be useful as general- purpose non-volatile storage.
1.5.9 EEPROM Interface
The 78M6612 provides hardware support for an optional two-pin or a three-wire (µ-wire) EEPROM
interface.
Two-Pin EEPROM Interface
The dedicated 2-pin serial interface communicates with external EEPROM devices. The interface is
multiplexed onto the DIO4 (SCK) and DIO5 (SDA) pins.
Three-Wire (µ-Wire) EEPROM Interface
A 500 kHz 3-wire interface, using SDATA, SCK, and a DIO pin for CS is also available.
16
Rev 2
 

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]