74LV32BQ View Datasheet(PDF) - NXP Semiconductors.
Part Name
Description
Manufacturer
74LV32BQ Datasheet PDF : 15 Pages
| |||
NXP Semiconductors
74LV32
Quad 2-input OR gate
10. Dynamic characteristics
Table 7. Dynamic characteristics
GND = 0 V; For test circuit see Figure 7.
Symbol Parameter
Conditions
−40 °C to +85 °C
Min Typ[1] Max
tpd
propagation delay nA, nB to nY; see Figure 6
[2]
VCC = 1.2 V
-
40
-
VCC = 2.0 V
-
14
22
VCC = 2.7 V
-
VCC = 3.0 V to 3.6 V; CL = 15 pF [3] -
VCC = 3.0 V to 3.6 V
[3]
-
10
16
6.0
-
8.0 13
VCC = 4.5 V to 5.5 V
CPD
power dissipation CL = 50 pF; fi = 1 MHz;
capacitance
VI = GND to VCC
-
[4]
-
-
10
16
-
[1] All typical values are measured at Tamb = 25 °C.
[2] tpd is the same as tPLH and tPHL.
[3] Typical values are measured at nominal supply voltage (VCC = 3.3 V).
[4] CPD is used to determine the dynamic power dissipation (PD in µW).
PD = CPD × VCC2 × fi × N + Σ(CL × VCC2 × fo) where:
fi = input frequency in MHz, fo = output frequency in MHz
CL = output load capacitance in pF
VCC = supply voltage in V
N = number of inputs switching
Σ(CL × VCC2 × fo) = sum of the outputs.
−40 °C to +125 °C Unit
Min
Max
-
-
ns
-
28
ns
-
20
ns
-
-
ns
-
16
ns
-
13
ns
-
-
pF
74LV32_3
Product data sheet
Rev. 03 — 9 November 2007
© NXP B.V. 2007. All rights reserved.
6 of 15
|
|
Share Link: 