DatasheetQ Logo
Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

74HCT163DB View Datasheet(PDF) - Philips Electronics

Part Name
Description
Manufacturer
74HCT163DB Datasheet PDF : 11 Pages
1 2 3 4 5 6 7 8 9 10
Philips Semiconductors
Presettable synchronous 4-bit binary
counter; synchronous reset
Product specification
74HC/HCT163
FEATURES
Synchronous counting and loading
Two count enable inputs for n-bit cascading
Positive-edge triggered clock
Synchronous reset
Output capability: standard
ICC category: MSI
GENERAL DESCRIPTION
The 74HC/HCT163 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT163 are synchronous presettable binary
counters which feature an internal look-ahead carry and
can be used for high-speed counting.
Synchronous operation is provided by having all flip-flops
clocked simultaneously on the positive-going edge of the
clock (CP).
The outputs (Q0 to Q3) of the counters may be preset to a
HIGH or LOW level. A LOW level at the parallel enable
input (PE) disables the counting action and causes the
data at the data inputs (D0 to D3) to be loaded into the
counter on the positive-going edge of the clock (providing
that the set-up and hold time requirements for PE are met).
Preset takes place regardless of the levels at count enable
inputs (CEP and CET).
For the “163” the clear function is synchronous.
A LOW level at the master reset input (MR) sets all four
outputs of the flip-flops (Q0 to Q3) to LOW level after the
next positive-going transition on the clock (CP) input
(provided that the set-up and hold time requirements for
MR are met). This action occurs regardless of the levels at
PE, CET and CEP inputs.
This synchronous reset feature enables the designer to
modify the maximum count with only one external NAND
gate.
The look-ahead carry simplifies serial cascading of the
counters. Both count enable inputs (CEP and CET) must
be HIGH to count. The CET input is fed forward to enable
the terminal count output (TC). The TC output thus
enabled will produce a HIGH output pulse of a duration
approximately equal to a HIGH level output of Q0. This
pulse can be used to enable the next cascaded stage.
The maximum clock frequency for the cascaded counters
is determined by the CP to TC propagation delay and CEP
to CP set-up time, according to the following formula:
fmax = t--P-----(-m-----a--x---)---(--C----P------t-o-----T----C----)-1---+-----t--S---U----(--C----E----P------t--o-----C----P----)
QUICK REFERENCE DATA
GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns
SYMBOL
PARAMETER
TYPICAL
CONDITIONS
UNIT
HC HCT
tPHL/ tPLH
fmax
CI
CPD
propagation delay
CP to Qn
CP to TC
CET to TC
maximum clock frequency
input capacitance
power dissipation
capacitance per package
CL = 15 pF;
VCC = 5 V
17 20
21 25
11 14
51 50
3.5 3.5
notes 1 and 2 33 35
ns
ns
ns
MHz
pF
pF
Notes
1. CPD is used to determine the
dynamic power dissipation
(PD in µW):
PD = CPD × VCC2 × fi +
(CL × VCC2 × fo)
where:
fi = input frequency in MHz
fo = output frequency in MHz
(CL × VCC2 × fo) = sum of
outputs
CL = output load capacitance in
pF
VCC = supply voltage in V
2. For HC the condition is
VI = GND to VCC
For HCT the condition is
VI = GND to VCC 1.5 V
December 1990
2
 

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]