Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

ILC5061M-29 Просмотр технического описания (PDF) - Impala Linear Corporation

Номер в каталогеКомпоненты Описаниепроизводитель
ILC5061M-29 SOT-23 Power Supply reset Monitor Impala-Linear
Impala Linear Corporation 
ILC5061M-29 Datasheet PDF : 4 Pages
1 2 3 4
SOT-23 Power Supply reset Monitor
Functional Description
The following designators 1~6 refer to the timing diagram below.
1. While the input voltage (VIN) is higher than the detect volt-
age (VDF), the VOUT output pin is at high impedance state.
2. When the input VIN voltage falls lower than VDF, VOUT
drops near to ground voltage
3. If the input voltage further decreases below the mini-
mum operating voltage (VMIN), the VOUT output becomes
unstable. In this condition, if the VOUT pin is pulled up,
VOUT indicates the VIN voltage.
4. During an increase of the input voltage from the VSS
voltage, VOUT is not stable in the voltage below the VMIN.
Exceeding that level, the output stays at the ground level
(VSS) between the minimum operating voltage (VMIN) and
the detect release voltage (VDR).
5. If the input voltage increases more than VDR, then the
VOUT output pin is at high impedance state.
6. The difference between VDR and VDF is the hysteresis
in the system.
Timing Diagram
INPUT VOLTAGE (VIN)
DETECT RELEASE VOLTAGE (VDR)
6
DETECT FAIL VOLTAGE (VDF)
MINIMUM OPERATING VOLTAGE (VMIN)
GROUND VOLTAGE (VSS)
OUTPUT VOLTAGE (VOUT)
1
2
GROUND VOLTAGE (VSS)
3
4
5
Impala Linear Corporation
ILC5061 1.7
(408) 574-3939 www.impalalinear.com
June 1999 3
Direct download click here

 

Share Link : 
All Rights Reserved© datasheetq.com 2015 - 2020  ] [ Privacy Policy ] [ Request Datasheet  ] [ Contact Us ]