DatasheetQ Logo
Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

M2201M6TR View Datasheet(PDF) - STMicroelectronics

Part Name
Description
Manufacturer
M2201M6TR
ST-Microelectronics
STMicroelectronics ST-Microelectronics
M2201M6TR Datasheet PDF : 15 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
M2201
Table 5. AC Characteristics
(TA = 0 to 70 °C or –40 to 85 °C; VCC = 4.5V to 5.5V or 2.7V to 5.5V)
Symbol
Alt
Parameter
Min
Max
Unit
tCH1CH2
tR
Clock Rise Time
1
µs
tCL1CL2
tDH1DH2
tF
Clock Fall Time
tR
Input Rise Time
300
ns
1
µs
tDL1DL1
tCHDX (1)
tF
tSU:STA
Input Fall Time
Clock High to Input Transition
300
ns
4.7
µs
tCHCL
tHIGH
Clock Pulse Width High
4
µs
tDLCL
tHD:STA
Input Low to Clock Low (START)
4
µs
tCLDX
tHD:DAT
Clock Low to Input Transition
0
µs
tCLCH
tLOW
Clock Pulse Width Low
4.7
µs
tDXCX
tSU:DAT
Input Transition to Clock Transition
250
ns
tCHDH
tSU:STO
Clock High to Input High (STOP)
4.7
µs
tDHDL
tCLQV (2)
tBUF
Input High to Input Low (Bus Free)
tAA
Clock Low to Next Data Out Valid
4.7
µs
0.3
3.5
µs
tCLQX
tDH
Data Out Hold Time
300
ns
fC
fSCL
Clock Frequency
100
kHz
tW
tWR
Write Time
10
ms
Notes: 1. For a reSTART condition, or following a write cycle.
2. The minimum value delays the falling/rising edge of SDA away from SCL = 1 in order to avoid unwanted START and/or STOP
conditions.
Table 6. AC Measurement Conditions
Input Rise and Fall Times
Input Pulse Voltages
Input and Output Timing Ref.
Voltages
50ns
0.2VCC to 0.8VCC
0.3VCC to 0.7VCC
Figure 4. AC Testing Input Output Waveforms
0.8VCC
0.2VCC
0.7VCC
0.3VCC
AI00825
Memory Addressing. To start communication be-
tween the bus master and the slave M2201, the
master must initiate a START condition. Following
this, the master sends onto the SDA bus line 8 bits
(MSB first) corresponding to the 7th bit byte-ad-
dress and a READ or WRITE bit. This 8th bit is set
to ’1’ for read and ’0’ for write operations. If a match
is found, the corresponding memory will acknow-
ledge the identification on the SDA bus during the
9th bit time.
Write Operations
Following a START condition the master sends the
byte address with the RW bit reset to ’0’. The
memory acknowledges this and waits for a data
byte. Any write command with WC = 1 (during a
period of time from the START condition until the
end of the Byte Address) will not modify data and
will NOT be acknowledged on data bytes, as in
Figure 8.
5/15
 

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]