Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

ADS8331 View Datasheet(PDF) - Texas Instruments

Part NameDescriptionManufacturer
ADS8331 2.7V~5.5V, 16 Bit 500KSPS Low Power Serial ADC / Low-Power, 16-Bit, 500kSPS, 4-/8-Channel Unipolar Input TI
Texas Instruments TI
ADS8331 Datasheet PDF : 39 Pages
First Prev 31 32 33 34 35 36 37 38 39
ADS8331
ADS8332
www.ti.com
SBAS363 – DECEMBER 2009
The multiple CS signals must be handled with care when the converters are operating in daisy-chain mode. The
different chip select signals must be low for the entire data transfer (in this example, 48 bits for three
conversions). The first 16-bit word after the falling chip select is always the data from the chip that received the
chip select signal.
Case 1: If chip select is not toggled (CS stays low), the next 16 bits of data are from the upstream converter, and
so on. This configuration is shown in Figure 47.
Case 2: If the chip select is toggled during a daisy-chain mode data transfer cycle, as illustrated in Figure 48, the
same data from the converter are read out again and again in all three discrete 16-bit cycles. This state is not a
desired result.
Manual Trigger, Read While Sampling
(Use internal CCLK, EOC active low, and TAG mode disabled)
CONVST #1
CONVST #2
CONVST #3
EOC #1
(active low)
CS #1
SCLK #1
SCLK #2
SCLK #3
SDO #1
CDI #2
CS #2
CS #3
Conversion N
tCONV = 18 CCLK
tWH1
tSAMPLE1
=
3
CCLK
min
tWH1
High-Z
1. . . . . . . . . . . . . .16
1. . . . . . . . . . . . . .16
1. . . . . . . . . . . . . .16
Conversion N
from Device #1
High-Z
tWH1
Conversion N
from Device #1
High-Z
tWH1
Conversion N
from Device #1
tSU2
High-Z
tSU2
SDO #2
CDI #3
High-Z
Conversion N
from Device #2
High-Z
Conversion N
from Device #2
High-Z
Conversion N
from Device #2
High-Z
SDO #3
High-Z
Conversion N
from Device #3
High-Z
Conversion N
from Device #3
High-Z
Conversion N
from Device #3
High-Z
SDI #1
SDI #2
SDI #3
Don't Care
Configure
Don't Care
Read Data
Don't Care Read Data
Don't Care
Figure 48. Simplified Daisy-Chain Mode Timing with Shared CONVST and Noncontinuous CS
Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): ADS8331 ADS8332
Submit Documentation Feedback
31
Direct download click here

 

Share Link : 
All Rights Reserved© datasheetq.com 2015 - 2020  ] [ Privacy Policy ] [ Request Datasheet  ] [ Contact Us ]