DatasheetQ Logo
Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

M464S3254DTS-L7C View Datasheet(PDF) - Samsung

Part Name
Description
Manufacturer
M464S3254DTS-L7C Datasheet PDF : 11 Pages
1 2 3 4 5 6 7 8 9 10
M464S3254DTS
PC133/PC100 SODIMM
SIMPLIFIED TRUTH TABLE
Command
CKEn-1 CKEn CS RAS CAS WE DQM BA0,1 A10/AP
A12, A11
A9 ~ A0
Note
Register
Mode register set
H
X
LL
L
L
X
OP code
1,2
Auto refresh
H
3
H
LL
LHX
X
Entry
L
3
Refresh
Self
refresh
Exit
LH
H
H
L
H
X
X
3
HX
XX
3
Bank active & row addr.
H
X
LL
HH X
V
Row address
Read &
Auto precharge disable
column address Auto precharge enable
H
X
LH
LHX
V
L
Column
4
address
H
(A0 ~ A8)
4,5
Write &
Auto precharge disable
column address Auto precharge enable
H
X
LH
L
L
X
V
L
Column
4
address
H
(A0 ~ A8)
4,5
Burst stop
H
X
LH
HL
X
X
6
Precharge
Bank selection
All banks
V
L
H
X
LL
HL
X
X
X
H
HX
XX
Clock suspend or
active power down
Entry
H
L
X
LV
VV
X
Exit
L
H
XX
XX
X
HX
XX
Entry
H
L
X
Precharge power down mode
LH
H
H
X
HX
XX
Exit
L
H
X
LV
VV
DQM
H
X
V
X
7
No operation command
HX
XX
H
X
X
X
LH
H
H
(V=Valid, X=Dont care, H=Logic high, L=Logic low)
Notes : 1. OP Code : Operand code
A0 ~ A12 & BA0 ~ BA1 : Program keys. (@ MRS)
2. MRS can be issued only at all banks precharge state.
A new command can be issued after 2 clock cycles of MRS.
3. Auto refresh functions are as same as CBR refresh of DRAM.
The automatical precharge without row precharge command is meant by "Auto".
Auto/self refresh can be issued only at all banks precharge state.
4. BA0 ~ BA1 : Bank select addresses.
If both BA0 and BA1 are "Low" at read, write, row active and precharge, bank A is selected.
If BA0 is "High" and BA1 is "Low" at read, write, row active and precharge, bank B is selected.
If BA0 is "Low" and BA1 is "High" at read, write, row active and precharge, bank C is selected.
If both BA0 and BA1 are "High" at read, write, row active and precharge, bank D is selected.
If A10/AP is "High" at row precharge, BA0 and BA1 is ignored and all banks are selected.
5. During burst read or write with auto precharge, new read/write command can not be issued.
Another bank read/write command can be issued after the end of burst.
New row active of the associated bank can be issued at tRP after the end of burst.
6. Burst stop command is valid at every burst length.
7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0),
but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)
Rev. 0.0 Jan. 2002
 

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]