GP2010IGGPBR View Datasheet(PDF) - Mitel Networks
Part Name
Description
Manufacturer
GP2010IGGPBR Datasheet PDF : 24 Pages
| |||
GP2010
Characteristic
Value
Units
Min. Typ. Max.
Conditions
VCO Maximum Lock Frequency
VCO Minimum Lock Frequency
VCO regulator output voltage
VCO Gain
Phase Detector Gain
10MHz Reference Input
10MHz Reference Input Impedance
PLL Lockup Time
PLL Loop Gain
DIGITAL INTERFACES
Sample Clock, Power Down,
Test Inputs.
VIH
VIL
Input Current High IIH
Input Current Low IIL
Sign/Mag Outputs
VOH
VOL
Sample Clock to Sign/Mag Delay
40MHz Clock Output
High Level (VOH)
Low Level (VOL)
Output (differential)
Duty Cycle
LD (PLL Lock)/PReset Outputs
Low Level (VOL)
High Level (VOH)
Power-on Reset comparator input
Power Reset Reference Level
Power Reset Reference Input Current
1414
3
50
0.1
MHz
1386 MHz
3.3 3.5
V (Note 4)
150 240 MHz/V
5.3
V/rad (Note 7)
0.6 1.2 V pk-pk Pin 24
5
kΩ (Note 11)
6
ms From Power up (Note 7)
150
dB (Note 7)
Pins 11, 17, 18
2
0
-300
VDD
V
0.5
V
10
µA
VIH = VDD
µA
VIL = VEE
VDD-1
0.5
20
Pins 13, 12
V IO = -0.5mA
V
IO = 0.5mA
ns CL = 15pF, RL = 15kΩ (Note 7)
VDD-1.25 VDD-1 VDD-0.8 V
VOH-0.1
V
220
mV p-p
43
%
Pins 14 & 15
(Note 5)
CL = 15pF (GND) (Note 7)
CL = 5pF (Diff) (Note 7)
(Note 7)
0.2 0.5
VDD-1 VDD
Pins 19 and 9
V
IO = 0.5mA
V
IO = -10µA
Pin 8
1.1
1.35 V
-10
10
µA
Notes On Electrical Characteristics:- All RF measurements are made with appropriate matching to the input or output
impedances, such as balun transformers, and levels refer to matched 50ohm ports (see figure 3 for test circuit)
1. RF input impedance (series) without input matching components connected - expressed as Real impedance with reactive
inductor value. Measured at 1575.42MHz.
2. Input matched to 50ohm, output loaded wlth 600ohms differential
3. Maximum Stage 3 input signal amplitude for correct AGC operation = 20mV rms.
4. VCO regulator voltage measured with respect to Vcc (OSC) - pin 5.
5. OPCLK outputs are differential and are referenced to VDD.
6. Minimum gain requirement expressions:
-7dBm < -174dBm/Hz + 19dB + G1 + G2 + G3 - 21dB + 63dB
where -7dBm = typical IF Output level with AGC active (equivalent to 100mV rms)
-174dBm/Hz = background noise level at RF input
19dB = sum of LNA gain and noise figure
-21dB = total loss in 175MHz and 35MHz filters
63dB = summation of noise over a 2MHz bandwidth
Rearranging the above expression gives G1 + G2 + G3 > 106dB.
7. This parameter is not production tested.
8. This impedance is toleranced at +/-30% and is not production tested.
9. Roll off occurs in on-chip capacitive coupling IF Output to input of ADC circuit. Not measurable at IF Output.
10. CW input on pins 43 & 44 of 35.42MHz at 7mV rms.
11. This input impedance applies to the typical input level. The impedance is level dependent and is not tested or guaranteed.
5
|
|
Share Link: 