DatasheetQ Logo
Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

1345FBPC View Datasheet(PDF) - Agere -> LSI Corporation

Part Name
Description
Manufacturer
1345FBPC Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Data Sheet
January 2000
1345-Type Receiver with
Clock Recovery and Data Retiming
Applications
s Telecommunications:
— Inter- and intraoffice SONET/ITU-T SDH
— Subscriber loop
— Metropolitan area networks
s High-speed data communications
Operating at 1.3 µm or 1.55 µm wavelengths and at
155 Mbits/s or 622 Mbits/s, the versatile 1345-Type Receiver is
manufactured in a 20-pin, plastic DIP with a multimode fiber
pigtail.
Features
s Backward compatible with 1330 family
s Space-saving, self-contained, 20-pin plastic DIP
s Silicon based ICs
s Single 5 V power supply operation including
photocurrent monitor capability
s Exceeds all SONET (GR-253-CORE) and ITU-T
G.958 jitter requirements
s Clocked decision circuit
s Regenerated differential clock signal
s Wide dynamic range
s Qualified to meet the intent of Telcordia Technolo-
gies ™ reliability practices
s Operates at data rates of 155 Mbits/s or
622 Mbits/s
s Positive ECL (PECL) data outputs
s CMOS (TTL) link-status flag output
s Operation at 1.3 µm or 1.55 µm wavelengths
s Operating temperature range of –40 °C to +85 °C
Description
The 1345-Type fiber-optic receiver is designed for
use in transmission systems or medium- to high-
speed data communication applications. Used in
intermediate- and long-reach applications, the
receiver operates at the SONET OC-3 or OC-12 data
rate as well as the ITU-T synchronous digital hierar-
chy (SDH) rate of STM-1 or STM-4, depending on
the receiver model chosen. The receiver meets all
present Telcordia Technologies GR-253-CORE
requirements, the current ANSI T1X1.5 intraoffice
specifications, and the ITU-T G.957 and G.958 rec-
ommendations. Compact packaging, a high level of
integration, and a wide dynamic range make these
receivers ideal for data communications.
Manufactured in a 20-pin DIP, the receiver consists of
a planar InGaAs PIN photodetector, a silicon pream-
plifier, a silicon bipolar limiting amplifier that converts
the small signal to ECL levels, a timing recovery unit
to recover the clock, and a silicon bipolar decision cir-
cuit.
 

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]