Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

FDC37C669-MT View Datasheet(PDF) - SMSC -> Microchip

Part NameDescriptionManufacturer
FDC37C669-MT PC 98/99 Compliant Super I/O Floppy Disk Controller with Infrared Support SMSC
SMSC -> Microchip SMSC
FDC37C669-MT Datasheet PDF : 162 Pages
First Prev 41 42 43 44 45 46 47 48 49 50 Next Last
SYMBOL
NCN
ND
OW
PCN
POLL
PRETRK
R
RCN
SC
SK
SRT
ST0
ST1
ST2
ST3
WGATE
Table 18 - Description of Command Symbols
NAME
DESCRIPTION
New Cylinder
Number
The desired cylinder number.
Non-DMA Mode
Flag
When set to 1, indicates that the FDC is to operate in the non-DMA
mode. In this mode, the host is interrupted for each data transfer.
When set to 0, the FDC operates in DMA mode, interfacing to a DMA
controller by means of the DRQ and nDACK signals.
Overwrite
The bits D0-D3 of the Perpendicular Mode Command can only be
modified if OW is set to 1. OW id defined in the Lock command.
Present Cylinder The current position of the head at the completion of Sense Interrupt
Number
Status command.
Polling Disable
When set, the internal polling routine is disabled. When clear, polling
is enabled.
Precompensation Programmable from track 00 to FFH.
Start Track
Number
Sector Address
The sector number to be read or written. In multi-sector transfers,
this parameter specifies the sector number of the first sector to be
read or written.
Relative Cylinder Relative cylinder offset from present cylinder as used by the Relative
Number
Seek command.
Number of Sectors The number of sectors per track to be initialized by the Format
Per Track
command. The number of sectors per track to be verified during a
Verify command when EC is set.
Skip Flag
When set to 1, sectors containing a deleted data address mark will
automatically be skipped during the execution of Read Data. If Read
Deleted is executed, only sectors with a deleted address mark will be
accessed. When set to "0", the sector is read or written the same as
the read and write commands.
Step Rate Interval
The time interval between step pulses issued by the FDC.
Programmable from 0.5 to 8 milliseconds in increments of 0.5 ms at
the 1 Mbit data rate. Refer to the SPECIFY command for actual
delays.
Status 0
Status 1
Status 2
Registers within the FDC which store status information after a
command has been executed. This status information is available to
the host during the result phase after command execution.
Status 3
Write Gate
Alters timing of WE to allow for pre-erase loads in perpendicular
drives.
43
Direct download click here

 

Share Link : 
All Rights Reserved© datasheetq.com 2015 - 2020  ] [ Privacy Policy ] [ Request Datasheet  ] [ Contact Us ]