DatasheetQ Logo
Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

11257-801 View Datasheet(PDF) - AMI Semiconductor

Part Name
Description
Manufacturer
11257-801
AMI
AMI Semiconductor AMI
11257-801 Datasheet PDF : 19 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
     X  T
)6)6)6)6
/RZ6NHZ &ORFN )DQRXW %XIIHU ,&V
April 1999
1.0 Features
Generates up to eighteen low-skew, non-inverting
clocks from one clock input
Supports up to four SDRAM DIMMs
Uses either I2C-bus or SMBus serial interface with
Read and Write capability for individual clock output
control
Output enable pin tristates all clock outputs to facili-
tate board testing
Clock outputs skew-matched to less than 250ps
Less than 5ns propagation delay
Output impedance: 17at 0.5VDD
Serial interface I/O meet I2C specifications; all other
I/O are LVTTL/LVCMOS-compatible
Five differerent pin configurations available:
FS6050: 18 clock outputs in a 48-pin SSOP
FS6051: 10 clock outputs in a 28-pin SOIC, SSOP
FS6053: 13 clock outputs in a 28-pin SOIC
FS6054: 14 clock outputs in a 28-pin SOIC
2.0 Description
The FS6050 family of CMOS clock fanout buffer ICs are
designed for high-speed motherboard applications, such
as Intel Pentium® II PC100-based systems with 100MHz
SDRAM.
Up to eighteen buffered, non-inverting clock outputs are
fanned-out from one clock input. Individual clocks are
skew matched to less than 250ps at 100MHz. Multiple
power and ground supplies reduce the effects of supply
noise on device performance.
Under I2C-bus control, individual clock outputs may be
turned on or off. An active-low output enable is available
to force all the clock outputs to a tristate level for system
testing.
Figure 2: Pin Configuration (FS6050)
Figure 1: Block Diagram (FS6050)
VDD_I2C
SDA
SCL
VSS_I2C
CLK_IN
Serial
18
Interface
OE
FS6050
VDD
SDRAM_(0:1)
VSS
VDD
SDRAM_(2:3)
VSS
VDD
SDRAM_(4:5)
VSS
VDD
SDRAM_(6:7)
VSS
VDD
SDRAM_(8:9)
VSS
VDD
SDRAM_(10:11)
VSS
VDD
SDRAM_(12:13)
VSS
VDD
SDRAM_(14:15)
VSS
VDD
SDRAM_16
VSS
VDD
SDRAM_17
VSS
FS6050
48-pin SSOP
Figure 3: Pin Configuration (FS6051)
FS6051
28-pin SOIC, SSOP
Additional pin configurations are noted on Page 2.
Intel and Pentium are registered trademarks of Intel Corporation. I2C is a licensed trademark of Philips Electronics, N.V. American Microsystems, Inc. reserves the right to change the detail specifica-
tions as may be required to permit improvements in the design of its products.
,62
4.5.99
 

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]