DatasheetQ Logo
Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

FS6252-01 View Datasheet(PDF) - AMI Semiconductor

Part Name
Description
Manufacturer
FS6252-01 Datasheet PDF : 26 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
     X  T
)6)6
&ORFN *HQHUDWRU ,& IRU ,QWHO 3HQWLXPŠ ,, %; 3& 6\VWHPV
April 1999
Table 3: Actual Clock Frequencies
Note: Spread spectrum is disabled
CLOCK
TARGET (MHz)
CPU_0:3
100.00
66.67
PCI_1:7, PCI_F
33.33 (with CPU = 100)
33.33 (with CPU = 66.67)
48M_0:1 (1)
48.00
(1) 48MHz USB clock is required to be 167ppm off from 48.000MHz to conform to USB requirements.
3.0 Programming Information
ACTUAL (MHz)
99.9963
66.6536
33.3321
33.3268
48.0080
DEVIATION (ppm)
-37
-196
-37
-196
+167
Table 4: Function/Clock Enable Configuration
CONTROL INPUTS
SEL_
100/66#
SEL_1
SEL_0
PWR_
DWN#
0
0
0
1
0
0
1
1
0
1
0
1
0
1
1
1
1
0
0
1
1
0
1
1
1
1
0
1
1
1
1
1
X
X
X
0
1
1
SEL_0:1 and SEL_100/66# ≠ 0
1
1
CPU_
STOP#
X
1
1
1
1
1
1
1
X
0
0
1
1
PCI_
STOP#
X
1
1
1
1
1
1
1
X
0
1
0
1
REF_0:2
tristate
14.318
14.318
14.318
XIN
14.318
14.318
14.318
low
14.318
14.318
14.318
14.318
CLOCK OUTPUTS (MHz)
CPU_0:3 PCI_F
PCI_1:7
APIC_
0:1
tristate
70
73.33
66.67
XIN÷2
105
110
100
low
low
low
running
running
tristate
35
36.67
33.33
XIN÷6
35
36.67
33.33
low
running
running
running
running
tristate
35
36.67
33.33
XIN÷6
35
36.67
33.33
low
low
running
low
running
tristate
14.318
14.318
14.318
XIN
14.318
14.318
14.318
low
14.318
14.318
14.318
14.318
48M_0:1
tristate
48
48
48
XIN÷2
48
48
48
low
48
48
48
48
3.1 Frequency Selection
Output frequencies may be selected via three pins:
SEL_100/66#, SEL_1 and SEL_0. All three pins should
be fixed at a logic state before power-up occurs. Table 4
provides a guide to pin operation.
66MHz or 100MHz, depending on the state of the
SEL_100/66# pin. Both 5% and 10% overclocking fre-
quencies are available for system testing.
Both pins are bonded together on the FS6252 as the SEL
pin.
3.1.2 SEL_100/66# Pin
3.1.1 SEL_1, SEL_0 Pins
These two pins either tristate the output drivers, select
the Test Mode frequency, or choose the CPU and PCI
frequencies. Both the SEL_1 and SEL_0 pins have pull-
ups that default the CPU output frequency to either
This pin is an active-low LVTTL input that switches be-
tween a 100MHz or a 66MHz system (CPU) clock. A pull-
up or pull-down must be provided externally.
4.5.99
,62
3
 

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]