Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

ST6201BD3 Просмотр технического описания (PDF) - STMicroelectronics

Номер в каталогеКомпоненты Описаниепроизводитель
ST6201BD3 8-bit MCUs with A/D converter,two timers, oscillator safeguard & safe reset ST-Microelectronics
STMicroelectronics ST-Microelectronics
ST6201BD3 Datasheet PDF : 100 Pages
First Prev 41 42 43 44 45 46 47 48 49 50 Next Last
ST6200C ST6201C ST6203C
8-BIT TIMER (Cont’d)
8.2.6 Register Description
PRESCALER COUNTER REGISTER (PSCR)
Address: 0D2h - Read/Write
Reset Value: 0111 1111 (7Fh)
7
0
PSCR PSCR PSCR PSCR PSCR PSCR PSCR PSCR
7
6
5
4
3
2
1
0
Bit 7 = PSCR7: Not used, always read as “0”.
Bits 6:0 = PSCR[6:0] Prescaler LSB.
Bit 6 = ETI Enable Timer Interrupt.
When set, enables the timer interrupt request. If
ETI=0 the timer interrupt is disabled. If ETI=1 and
TMZ=1 an interrupt request is generated.
0: Interrupt disabled (reset state)
1: Interrupt enabled
Bit 5 = TSCR5 Reserved, must be set.
Bit 4 = TSCR4 Reserved, must be cleared.
TIMER COUNTER REGISTER (TCR)
Address: 0D3h - Read / Write
Reset Value: 1111 1111 (FFh)
7
0
TCR7 TCR6 TCR5 TCR4 TCR3 TCR2 TCR1 TCR0
Bits 7:0 = TCR[7:0] Timer counter bits.
Bit 3 = PSI: Prescaler Initialize bit.
Used to initialize the prescaler and inhibit its count-
ing. When PSI=“0” the prescaler is set to 7Fh and
the counter is inhibited. When PSI=“1” the prescal-
er is enabled to count downwards. As long as
PSE=“1” both counter and prescaler are not run-
ning
0: Counting disabled
1: Counting enabled
TIMER STATUS CONTROL REGISTER (TSCR)
Address: 0D4h - Read/Write
Reset Value: 0000 0000 (00h)
7
0
TMZ ETI TSCR5 TSCR4 PSI PS2 PS1 PS0
Bit 7 = TMZ Timer Zero bit.
A low-to-high transition indicates that the timer
count register has underflowed. It means that the
TCR value has changed from 00h to FFh.
This bit must be cleared by user software.
0: Counter has not underflowed
1: Counter underflow occurred
Bits 1:0 = PS[2:0] Prescaler Mux. Select.
These bits select the division ratio of the prescaler
register.
Table 12. Prescaler Division Factors
PS2
PS1
PS0 Divided by
0
0
0
1
0
0
1
2
0
1
0
4
0
1
1
8
1
0
0
16
1
0
1
32
1
1
0
64
1
1
1
128
Table 13. 8-Bit Timer Register Map and Reset Values
Address
(Hex.)
0D2h
0D3h
0D4h
Register Label
PSCR
Reset Value
TCR
Reset Value
TSCR
Reset Value
7
6
5
PSCR7
0
TCR7
1
TMZ
0
PSCR6
1
TCR6
1
ETI
0
PSCR5
1
TCR5
1
TSCR5
0
4
PSCR4
1
TCR4
1
TSCR4
0
3
PSCR3
1
TCR3
1
PSI
0
2
PSCR2
1
TCR2
1
PS2
0
1
PSCR1
1
TCR1
1
PS1
0
0
PSCR0
1
TCR0
1
PS0
0
Doc ID 4563 Rev 5
47/100
1
Direct download click here

 

Share Link : 
All Rights Reserved© datasheetq.com 2015 - 2020  ] [ Privacy Policy ] [ Request Datasheet  ] [ Contact Us ]