DatasheetQ Logo
Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

65LBC180N View Datasheet(PDF) - Unspecified

Part Name
Description
Manufacturer
65LBC180N Datasheet PDF : 24 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
SN55LBC180
SN65LBC180
SN75LBC180
www.ti.com................................................................................................................................................... SLLS174G – FEBRUARY 1994 – REVISED APRIL 2009
RECEIVER SECTION
ELECTRICAL CHARACTERISTICS
over recommended operating conditions (unless otherwise noted)
PARAMETER
VIT+ Positive-going input threshold voltage
VIT– Negative-going input threshold voltage
Vhys Hysteresis voltage (VIT+ – VIT–)
VIK Enable-input clamp voltage
VOH High-level output voltage
VOL Low-level output voltage
IOZ High-impedance-state output current
IIH High-level enable-input current
IIL Low-level enable-input current
II
Bus input current
ICC Supply current
TEST CONDITIONS
IO = –8 mA
IO = 8 mA
II = –18 mA
VID = 200 mV,
VID = –200 mV,
VO = 0 V to VCC
VIH = 2.4 V
VIL = 0.4 V
VI = 12 V, VCC = 5 V,
VI = 12 V, VCC = 0 V,
VI = -7 V, VCC = 5 V,
VI = -7 V, VCC = 0 V,
Driver disabled
IOH = –8 mA
IOL = 8 mA
Other input at 0 V
Other input at 0 V
Other input at 0 V
Other input at 0 V
Outputs enabled
Outputs disabled
MIN
–0.2
-1.5
3.5
–50
–100
–0.8
–0.8
TYP
45
4.5
0.3
0.7
0.8
-0.5
–0.5
MAX
0.2
0.5
±20
1
1
5
3
UNIT
V
V
mV
V
V
V
µA
A
µA
mA
mA
SWITCHING CHARACTERISTICS
VCC = 5 V, TA = 25°C
PARAMETER
tPHL
tPLH
tsk(p)
tt
tPZH
tPZL
tPHZ
tPLZ
Propagation delay time, high- to low-level output
Propagation delay time, low- to high-level output
Pulse skew (| tPHL – tPLH|)
Transition time
Output enable time to high level
Output enable time to low level
Output disable time from high level
Output disable time from low level
TEST CONDITIONS
VID = –1.5 V to 1.5 V, See Figure 6
See Figure 7
MIN TYP
11 22
11 22
3
5
MAX
33
33
6
8
35
30
35
30
UNIT
ns
ns
ns
ns
ns
ns
ns
ns
SWITCHING CHARACTERISTICS (SN55LBC180)
VCC = 5 V, TA = 25°C
PARAMETER
TEST CONDITIONS
tPHL
tPLH
tsk(p)
tsk(p)t
tPZH
tPHZ
tPZL
tPLZ
Propagation delay time, high- to low-level output
Propagation delay time, low- to high-level output
Pulse skew (| tPHL – tPLH|)
Transition time
Output enable time to high level
Output disable time from high level
Output enable time to low level
Output disable time from low level
VID = –1.5 V to 1.5 V,
See Figure 4
See Figure 6
MIN TYP
26
23
3
4
30
26
30
30
MAX
UNIT
ns
ns
ns
ns
ns
ns
ns
ns
Copyright © 1994–2009, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Link(s): SN55LBC180 SN65LBC180 SN75LBC180
 

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]