AD7708BR-REEL7 View Datasheet(PDF) - Analog Devices
Part Name
Description
Manufacturer
AD7708BR-REEL7 Datasheet PDF : 44 Pages
| |||
SIGNAL CHAIN OVERVIEW CHOP DISABLED
(CHOP = 1)
With CHOP =1 chopping is disabled. With chopping disabled
the available output rates vary from 16.06 Hz (62.26 ms) to
1365.33 Hz (0.73 ms). The range of applicable SF words is from
3 to 255. When switching between channels with chop disabled,
the channel throughput is increased by a factor of two over the
case where chop is enabled. When used in multiplexed applica-
tions operation with chop disabled will offer the best throughput
time when cycling through all channels. The drawback with
chop disabled is that the drift performance is degraded and
calibration is required following a gain change or significant
temperature change. A block diagram of the ADC input
channel with chop disabled is shown in Figure 10. The
signal chain includes a mux, buffer, PGA, sigma-delta modu-
lator, and digital filter. The modulator bit stream is applied to
a Sinc3 filter. The programming of the Sinc3 decimation
factor is restricted to an 8-bit register SF, the actual decima-
tion factor is the register value times 8. The decimated output
rate from the Sinc3 filter (and the ADC conversion rate) will there-
fore be:
f ADC
=
f MOD
8 × SF
where
fADC is the ADC conversion rate,
SF is the decimal equivalent of the word loaded to the filter
register, valid range is from 3 to 255,
fMOD is the modulator sampling rate of 32.768 kHz.
The settling time to a step input is governed by the digital filter.
A synchronized step change will require a settling time of three
times the programmed update rate, a channel change can be
treated as a synchronized step change. An unsynchronized step
change will require four outputs to reflect the new analog input
at its output.
tSETTLE
=
3
f ADC
= 3 × tADC
The allowable range for SF is 3 to 255 with a default of 69
(45H). The corresponding conversion rates, conversion times,
and settling times are shown in Table VI. Note that the conver-
sion time increases by 0.245 ms for each increment in SF.
AD7708/AD7718
Table VI. ADC Conversion and Settling Times for Various
SF Words with CHOP = 1
SF
Word
03
68
69 (Default)
75
82
151
255
Data Update Rate
fADC (Hz)
1365.33
60.2
59.36
54.6
49.95
27.13
16.06
Settling Time
tSETTLE (ms)
2.20
49.8
50.54
54.93
60
110.6
186.76
The frequency response of the digital filter H (f) is as follows:
1
SF ×
8
×
sin(SF × 8 ×
sin(π ×
π × f / fMOD )
f / fMOD )
3
where
fMOD = 32,768 Hz,
SF = value programmed into SF SFR.
The following shows plots of the filter frequency response using
different SF words for output data rates of 16 Hz to 1.36 kHz.
There are sinc3 notches at integer multiples of the update rate.
The 3 dB frequency for all values of SF obeys the following
equation:
f (3 dB) = 0.262 × fADC
The following plots show frequency response of the AD7708/
AD7718 digital filter for various filter words. The AD7708/
AD7718 are targeted at multiplexed applications. One of the
key requirements in these applications is to optimize the SF
word to obtain the maximum filter rejection at 50 Hz and 60 Hz
while minimizing the channel throughput rate. Figure 12 shows
the AD7708/AD7718 optimized throughput while maximizing
50 Hz and 60 Hz rejection. This is achieved with an SF word of
75. In Figure 13, by using a higher SF word of 151, 50 Hz and
60 Hz rejection can be maximized at 60 dB with a channel
throughput rate of 110 ms. An SF word of 255 gives maximum
rejection at both 50 Hz and 60 Hz but the channel throughput
rate is restricted to 186 ms as shown in Figure 14.
fIN
fMOD
fADC
ANALOG
INPUT
MUX
BUF
PGA
⌺-⌬
MOD0
SINC3 FILTER
DIGITAL
OUTPUT
Figure 10. ADC Channel Block Diagram with CHOP Disabled
REV. 0
–19–
|
|
Share Link: 