DatasheetQ Logo
Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

FW322 View Datasheet(PDF) - Agere -> LSI Corporation

Part Name
Description
Manufacturer
FW322 Datasheet PDF : 148 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Data Sheet, Rev. 1
February 2001
FW322
1394A PCI PHY/Link Open Host Controller Interface
FW322 Functional Overview
s PCI:
Revision 2.2 compliant
33 MHz/32-bit operation
Programmable burst size for PCI data transfer
Supports PCI Bus Power Management Interface specification v.1.1
Supports clockrun protocol per PCI Mobile Design Guide
Global byte swap function
Other Features
s I2C serial ROM interface
s CMOS process
s 3.3 V operation, 5 V tolerant inputs
s 120-pin TQFP package
The FW322 is the Lucent Technologies Microelectronics Group implementation of a high-performance, PCI bus-
based open host controller for implementation of IEEE 1394a-2000 compliant systems and devices. Link-layer func-
tions are handled by the FW322, utilizing the on-chip 1394a-2000 compliant link core and physical layer core. A high-
performance and cost-effective solution for connecting and servicing multiple IEEE 1394 (both 1394-1995 and
1394a-2000) peripheral devices can be realized.
OHCI
ASYNC
PCI
BUS
PCI
CORE
LINK
CORE
PHY
CORE
CABLE PORT 1
CABLE PORT 0
ROM
I/F
OHCI
ISOCH
Figure 1. FW322 Functional Block Diagram
5-6250 (F)f
FW322 Functional Description
The FW322 is comprised of five major functional sec-
tions (see Figure 1): PCI core, isochronous data trans-
fer, asynchronous data transfer, link core, and PHY
core. The following is a general description of each of
the five major sections.
PCI Core
The PCI core serves as the interface to the PCI bus. It
contains the state machines that allow the FW322 to
respond properly when it is the target of the transaction.
During 1394 packet transmission or reception, the PCI
core arbitrates for the PCI bus and enables the FW322
Lucent Technologies Inc.
to become the bus master for reading the different
buffer descriptors and management of the actual data
transfers to/from host system memory.
The PCI core also supports the PCI Bus Power
Management Interface specification v.1.1. Included in
this support is a standard power management register
interface accessible through the PCI configuration
space. Through this register interface, software is able
to transition the FW322 into four distinct power
consumption states (D0, D1, D2, and D3). This permits
software to selectively increase/decrease the power
consumption of the FW322 for reasons such as periods
of system inactivity or power conservation. In addition,
the FW322 also includes support for hardware wake-up
mechanisms through power management events
(PMEs). When the FW322 is in a low-power state,
7
 

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]