U631H64BDK25 View Datasheet(PDF) - Zentrum Mikroelektronik Dresden AG
Part Name
Description
Manufacturer
U631H64BDK25 Datasheet PDF : 12 Pages
| |||
Nonvolatile Memory Operations
No.
STORE Cycle Inhibit and
Automatic Power Up RECALL
Symbol
Alt.
IEC
24 Power Up RECALL Durationk, e
tRESTORE
Low Voltage Trigger Level
VSWITCH
k: tRESTORE starts from the time VCC rises above VSWITCH.
STORE Cycle Inhibit and Automatic Up RECALL
VCC
5.0 V
VSWITCH
Min.
4.0
U631H64
Max.
650
4.5
Unit
µs
V
Power Up
RECALL
(24)
tRESTORE
t
STORE inhibit
Software Mode Selection
E
W
A12 - A0
(hex)
Mode
I/O
L
H
0000
1555
0AAA
1FFF
10F0
0F0F
Read SRAM
Read SRAM
Read SRAM
Read SRAM
Read SRAM
Nonvolatile STORE
Output Data
Output Data
Output Data
Output Data
Output Data
Output High Z
L
H
0000
1555
0AAA
1FFF
10F0
0F0E
Read SRAM
Read SRAM
Read SRAM
Read SRAM
Read SRAM
Nonvolatile RECALL
Output Data
Output Data
Output Data
Output Data
Output Data
Output High Z
Power
Active
ICC2
Active
Notes
l, m
l, m
l, m
l, m
l, m
l
l, m
l, m
l, m
l, m
l, m
l
l: The six consecutive addresses must be in order listed (0000, 1555, 0AAA, 1FFF, 10F0, 0F0F) for a Store cycle or (0000, 1555, 0AAA,
1FFF, 10F0, 0F0E) for a RECALL cycle. W must be high during all six consecutive cycles. See STORE cycle and RECALL cycle tables and
diagrams for further details.
The following six-address sequence is used for testing purposes and should not be used: 0000, 1555, 0AAA, 1FFF, 10F0, 139C.
m: I/O state assumes that G ≤ VIL. Activation of nonvolatile cycles does not depend on the state of G.
April 7, 2005
7
|
|
Share Link: 